To keep it "safely" below this threshold of accelerated degradation, shouldn't you store it just a bit lower than 55%?
The true SoC is higher than the on-screen SoC after all.
Assuming the sub-zero 4,5% buffer is equal to 4,5% above zero energy wise, the threshold for NCA/Panasonic would be...